Open - FPGA CoE

OBJECTIVES

• Primary objectives of CoE are, but not limited to:
• Create HW and SW infrastructure to enable development and verification of custom RISC V CPU.
• Create RISC-V Cores based evaluation HW for use in LoRaWAN Applications.
• Promote Open Source Hardware at Silicon Level
• Drive the adoption of Open Hardware among startups.